

TITLE**SPLIT GATE FLASH MEMORY AND FORMATION METHOD THEREOF****CROSS REFERENCE TO RELATED APPLICATION**

This is a divisional application of co-pending U.S. Patent
5 Application Serial No. 10/295,298, filed on November 15, 2002.

BACKGROUND OF THE INVENTION**Field of the Invention**

The present invention relates in general to a structure
and fabricating method for semiconductor memory. In
10 particular, the present invention relates to a structure and
fabricating method for split gate flash memory.

Description of the Related Art

A flash memory device is a non-volatile memory, derived
from erasable programmable read-only memory (EPROM) and
15 electrically-erasable programmable read-only memory (EEPROM).
Flash memory is being increasingly used to store execution codes
and data in portable electronic products, such as computer
systems.

A typical flash memory comprises a memory array having a
20 large number of memory cells arranged in blocks. Each of the
memory cells is fabricated as a field-effect transistor having
a control gate and a floating gate. The floating gate is capable
of holding a charge, and is separated, by a layer of thin oxide,
from source and drain regions contained in a substrate. Each
25 of the memory cells can be electrically programmed (charged)
by injecting electrons from the drain region through the oxide
layer onto the floating gate. The charge can be removed from
the floating gate by tunneling the electrons to the source
through the oxide layer during an erase operation. Thus the

data in a memory cell is determined by the presence or absence of a charge on the floating gate.

Stacked-gate and split-gate types are typically used in the memory cell structures of the flash memory.

5 Since the stacked-gate type memory cell structure is the same as the standard memory cell structure of the EEPROM, it is advantageous for size reduction. However, there is a disadvantage in that the operational characteristics of the flash deteriorate during an erase operation due to overerase.

10 The split gate flash memory, in which the control gate includes a first portion overlaying a floating gate and a second portion directly overlaying the channel, is not susceptible to overerase problems. However, the size of the split gate flash memory cell is not small enough to achieve sufficiently reduced 15 production costs.

SUMMARY OF THE INVENTION

20 The object of the present invention is to provide a structure and fabrication method for split gate flash memory with reduced size.

25 The present invention provides a method for forming a split gate flash memory. A substrate having a pad oxide layer and a pad nitride layer thereon is provided. A trench is formed in the substrate, the pad oxide layer and the pad nitride layer. First type dopants are implanted in the bottom of the trench to form a drain in the substrate. A first oxide layer is formed on the bottom and sidewall of the trench. A first polysilicon layer is formed on the sidewall of the trench to function as a floating gate. A second oxide layer is conformally formed 30 in the trench on the first polysilicon layer and the first oxide layer. The pad nitride layer is removed to expose the pad oxide layer. The pad oxide layer is removed to expose the substrate.

A third oxide layer is conformally formed. A second polysilicon layer is conformally formed on the third oxide layer. A first nitride layer is conformally formed on the second polysilicon layer. A fourth oxide layer is formed on the first nitride layer. A part of the fourth oxide layer is removed by CMP using the first nitride layer as a stop layer to expose a top, approximately horizontal surface of the first nitride layer. The first nitride layer is etched to expose a top, approximately horizontal surface of the second polysilicon layer. The other part of the fourth oxide layer is removed. A fifth oxide layer is formed on the top surface of the second polysilicon layer. The first nitride layer and the second polysilicon layer not protected by the fifth oxide layer are removed to expose the third oxide layer, thereby defining the second polysilicon layer to function as a control gate. First type dopants are implanted in the substrate to form a source outside the trench. A dielectric layer is formed on the third oxide layer, the fifth oxide layer and the control gate. A bit line is formed on the dielectric layer connecting to the drain.

The present invention provides a split gate flash memory. A drain is disposed in the bottom of a trench formed in a substrate. A source is disposed in the substrate outside the trench. A striped floating gate is disposed at a sidewall of the trench, wherein one side of the striped floating gate is near the bottom of the trench, and the other side of the striped floating gate protrudes above the substrate. A control gate winds along the floating gate, wherein one side of the control gate is near the bottom of the trench, and the other side of the control gate is outside the trench. A metal bit line connects to the drain.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will become more fully understood from the detailed description given hereinbelow and the accompanying drawings, given by way of illustration only and thus not intended to be limitative of the present invention.

5

FIGS. 1-9 are cross sections showing a method for forming a split gate flash memory according to the present invention.

FIG. 10 is cross section showing a split gate flash memory according to the present invention.

10

DETAILED DESCRIPTION OF THE INVENTION

FIGS. 1-9 are cross sections showing a method for forming a split gate flash memory according to the present invention.

15

As shown in FIG. 1, a substrate 10 is provided. A pad oxide layer 12 and a pad nitride layer 14 are sequentially formed on the substrate 10. A trench 11 is formed in the pad nitride layer 14, the pad oxide layer 12 and the substrate 10. The thickness of the pad oxide layer 12 is about 80 Å, and the depth of the trench 11 from the surface of the substrate 10 to the bottom of the trench 11 is about 0.25 μm.

20

As shown in FIG. 2, an implantation process 18 is carried out with n-type dopants, such as arsenic ions (As ions), to the bottom of the trench 11 to form a drain 16 in the substrate 10. After implantation process 18, another implantation process is carried out at 45° with p-type dopants, such as boron ions (not shown), to form a channel in the sidewall of the trench 11.

25

As shown in FIG. 3, a first oxide layer 20 is conformally formed on the bottom and sidewall of the trench 11 by, for example, thermal oxidation. The first oxide layer may not be formed on the sidewall of the pad nitride layer 14. A first polysilicon layer 22 is formed on the sidewall of the trench 11 to form a floating gate. The striped first polysilicon layer

30

22 parallel to the sidewall of the trench 11 protrudes above
the horizontal surface of the substrate 10.

As shown in FIG. 4, a second oxide layer 24 is conformally
formed with a thickness of about 650 Å on the whole substrate
10. A part of the second oxide layer 24 is then removed by
chemical mechanical polishing (CMP) using the pad nitride layer
14 as a stop layer, therefore the result second oxide layer 24
is formed in the trench 11 covering the first polysilicon layer
22 and the first oxide layer conformally.

As shown in FIG. 5, the pad nitride layer 14 is removed
by, for example, wet etching. An implantation process (not
shown) is then executed with p-type dopants, such as boron ions
(B ions). After the implantation process, the pad oxide layer
12 is removed. In this step, some second oxide layer 24, the
same material as the pad oxide layer 12, may be lost, but it
does not affect the present invention.

As shown in FIG. 6, a third oxide layer 26 is conformally
formed with a thickness between about 80 Å and about 150 Å on
the substrate 10, the first polysilicon layer 22 and the second
oxide layer 24. A second polysilicon layer 28 is then
conformally formed on the third oxide layer 26 with a thickness
of about 1000 Å. A first nitride layer 30 is conformally formed
on the second polysilicon layer 28 with a thickness of about
150 Å. A fourth oxide layer 32 is formed on the first nitride
layer 30 with a thickness of about 800 Å. A part of the fourth
oxide layer 32 is removed by chemical mechanical polishing (CMP)
using the first nitride layer 30 corresponding to the protruding
portion of the first polysilicon layer (i.e. floating gate) 22
as a stop layer to expose the top surface of the first nitride
layer 30. The top surface of the first nitride layer 30 here
means the approximately horizontal surface of the first nitride
layer 30 corresponding to the protruding portion of the first
polysilicon layer (i.e. floating gate) 22.

As shown in FIG. 7, the exposed, top first nitride layer 30 is removed by etching to expose the top surface of the second polysilicon layer 28, the extruding portion. The remained fourth oxide layer 32 is removed to expose the first nitride layer 30, and the exposed second polysilicon layer 28 is oxidized to form a fifth oxide layer 34 with a thickness of about 100 Å on the top surface of the second polysilicon layer 28.

As shown in FIG. 8, the first nitride layer 30 and the second polysilicon layer 28 unprotected by the fifth oxide layer 34 are removed by anisotropic etching using the fifth oxide layer 34 as a mask. The third oxide layer 26 disposed in the horizontal level is then exposed. An implantation process 36 is carried out with n-type dopants, such as arsenic ions (As ions), into the substrate 10 to form a source 38 outside the trench 11.

As shown in FIG. 9, a blanket dielectric layer 40 is formed on the third oxide layer 26, the second polysilicon layer 28 and the fifth oxide layer 34. A bit line 42 is formed on the dielectric layer 40 and connects the drain 16 through the dielectric layer 40, the third oxide layer 26, the second oxide layer 24 and the first oxide layer 20.

The present invention also provides a structure of a split gate flash memory, as shown in FIG. 10. A substrate 44 with a trench 46 therein is provided. A drain 48 is disposed in the bottom of the trench 46. A source 50 is formed in the substrate 44 outside the trench 46. A striped floating gate 52 is disposed on the sidewall of the trench 46. One side of the striped floating gate 52 is located near the bottom of the trench 46, and the other side of the striped floating gate 52 protrudes above the substrate 44. A control gate 54 winds along the striped floating gate 52. One side of the control gate 54 is located near the bottom of the trench 46, and the other side is located outside the trench 46. The striped floating gate 52 is disposed between the control gate 54 and the substrate 44.

44. The floating gate 52, the control gate 54 and the substrate 44 are surrounded by an oxide layer 58 and isolated from each other. A metal bit line 56 disposed on the oxide layer 58 connects to the drain 48.

5 Therefore, minimization of the split gate flash memory is achieved by the present invention.

10 The foregoing description of the preferred embodiments of this invention has been presented for purposes of illustration and description. Obvious modifications or variations are possible in light of the above teaching. The embodiments were chosen and described to provide the best illustration of the principles of this invention and its practical application to thereby enable those skilled in the art to utilize the invention in various embodiments and with various modifications as are suited to the particular use contemplated. All such modifications and variations are within the scope of the present invention as determined by the appended claims when interpreted 15 in accordance with the breadth to which they are fairly, legally, and equitably entitled.